## Call for Participation



# The 19th International Workshop on Logic & Synthesis

**June 18 – June 20, 2010** 

University of California, Irvine Irvine, CA

## www.iwls.org

The International Workshop on Logic and Synthesis is the premier forum for research in synthesis, optimization, and verification of integrated circuits. Research on logic synthesis for emerging technologies and for novel computing platforms, such as nanoscale systems and biological systems, is also strongly encouraged. The workshop accepts complete papers as well as abstracts, highlighting important new problems in the early stages of development, without providing complete solutions. The emphasis is on novelty and intellectual rigor.

> Topics of interest include: synthesis and optimization; power and timing analysis; testing, validation and verification; architectures and compilation, design experiences and emerging technologies.

> Information regarding registration and the workshop venue can be found on the website: http://www.iwls.org. Advance registration is \$150 for students and unemployed professionals, \$250 for ACM/IEEE members and \$350 for non ACM/IEEE members. The registration fee covers all meals and the banquet dinner cruise on Saturday evening.

> The technical program consists of 22 regular talks, 8 poster presentations, two invited talks and two special sessions. The invited talks cover emerging topics such as brain engineering and wireless health. Note that accepted papers are distributed only to IWLS participants.

#### **General Chair**

Igor Markov University of Michigan

#### **Program Chair**

Valeria Bertacco University of Michigan

### **Special Sessions Chair** Philip Brisk

U.C., Riverside

**Special Activities Chair** Alan Mishchenko U.C., Berkeley

Sponsored by IEEE and ACM/SIGDA.





#### **Technical Program Committee**

- M. Berkelaar, Delft University of Technology
- V. Bertacco, University of Michigan
- P. Brisk, University of California, Riverside
- K.-H. Chang, Avery Design Systems
- S. Chatterjee, Intel
- A. Davoodi, University of Wisconsin, Madison
- E. Dubrova, KTH, Sweden
- S. Edwards, Columbia University
- N. Jayakumar, Juniper Networks
- J.-H. Jiang, National Taiwan University
- T. Kam, Intel
- S. Khatri, Texas A&M University
- V. Kravets, IBM T. J. Watson
- S. Krishnaswamy, IBM T. J. Watson

- A. Kuehlmann, Cadence Berkeley Labs
- V. Manohararajah, Altera
- I. Markov, University of Michigan
- A. Mishchenko, University of California, Berkeley
- K. Mohanram, Rice University
- R. Murgai, Magma Design Automation
- S. Nowick, Columbia University
- M. Riedel, University of Minnesota
- H. Savoj, ENVIS
- S. Sinha, Synopsys
- C. Stangier, Mentor Graphics
- M. Theobald, D. E. Shaw Research
- T. Villa, Università di Verona, Italy
- I. Wagner, Intel