

## Call for Papers

# The 21st International Workshop on Logic & Synthesis

June 1 – June 3, 2012

University of California, Berkeley  
Berkeley, CA

[www.iwls.org](http://www.iwls.org)



### General Chair

Ilya Wagner  
*Intel, Corp.*

### Program Chair

Philip Brisk  
*U.C., Riverside*

### Special Sessions Chair

Andrea Pellegrini  
*University of Michigan*

### Local Arrangements Chair

Alan Mishchenko  
*U.C., Berkeley*

### Special Activities Chair

Tobias Welp  
*U.C., Berkeley*

### Executive Committee

Valeria Bertacco  
*University of Michigan*  
Igor Markov  
*University of Michigan*

Sponsored by IEEE and  
ACM/SIGDA.

The International Workshop on Logic and Synthesis is the premier forum for research in synthesis, optimization, and verification of integrated circuits. Research on logic synthesis for emerging technologies and for novel computing platforms, such as nanoscale systems and biological systems, is also strongly encouraged. The workshop accepts complete papers as well as abstracts, highlighting important new problems in the early stages of development, without providing complete solutions. The emphasis is on novelty and intellectual rigor.

Topics of interest include (but are not limited to): synthesis and optimization; power and timing analysis; testing, validation and verification; architectures and compilation; and design experiences. Submissions on modeling, analysis and synthesis for emerging technologies are also encouraged.

Both complete papers as well as extended abstracts highlighting new problems and new topics of research are welcomed. Only original and previously unpublished material is permitted. Submissions must be no longer than 8 pages, double column, 10-point font. Accepted papers are distributed only to IWLS participants. The workshop format includes paper presentations, posters, invited talks, lunch and dinner gatherings, and recreational activities. Submissions are made electronically through the EDAS system. Please see the website for instructions: <http://www.iwls.org>

**Registration:** we are striving for heavily discounted rates for students and unemployed attendees. In addition, attendees who plan to attend both IWLS and DAC will have higher priority for the several travel support opportunities provided by DAC.

---

Abstract submission	March 9, 2012
<b>Submission deadline for papers</b>	<b>March 16, 2012 - 11.59pm Hawaii Standard Time</b>
Notification of acceptance	April 2, 2012
Final version due	May 5, 2012

**The submission deadline of March 16, 2012 is final, there will be no extension.**

---

### Technical Program Committee

V. Bertacco, University of Michigan	S. Krishnaswamy, Columbia University
P. Brisk, University of California, Riverside	I. Markov, University of Michigan
K.-H. Chang, Avery Design Systems	A. Mishchenko, University of California, Berkeley
A. Davoodi, University of Wisconsin, Madison	S. Nowick, Columbia University
E. Dubrova, KTH, Sweden	M. Riedel, University of Minnesota
S. Edwards, Columbia University	T. Shiple, Synopsys
N. Jayakumar, Juniper Networks	C. Stangier, Mentor Graphics
P. Ienne, EPFL	D. Stroobandt, Universiteit Gent
J.-H. Jiang, National Taiwan University	T. Villa, Università di Verona, Italy
T. Kam, Intel, Corp.	I. Wagner, Intel, Corp.
V. Kravets, IBM T. J. Watson	T. Welp, University of California, Berkeley

