

Call for Papers



The 24th International Workshop on Logic & Synthesis

June 12 – June 13, 2015

Computer History Museum
Mountain View, CA

www.iwls.org

General Chair

Andre Reis
UFRGS, Brazil

Program Chair

Dirk Stroobandt
Ghent University, Belgium

Special Sessions Chair

Gang Qu
University of Maryland, US

Publicity Chair

Mihir Choudhury
IBM, US

Finance Chair

Leomar Rosa Jr
UFPEL, Brazil

The International Workshop on Logic and Synthesis is the premier forum for research in synthesis, optimization, and verification of integrated circuits and systems. Research on logic synthesis for emerging technologies and for novel computing platforms, such as nanoscale systems and biological systems, is also strongly encouraged. The workshop encourages early dissemination of ideas and results. The workshop accepts complete papers highlighting important new problems in the early stages of development, without providing complete solutions. The emphasis is on novelty and intellectual rigor.

Topics of interest include, but are not limited to: hardware synthesis and optimization; software synthesis; hardware/software co-synthesis; power and timing analysis; testing, validation and verification; synthesis for reconfigurable architectures; hardware compilation for domain-specific languages; and design experiences. Submissions on modeling, analysis and synthesis for emerging technologies and platforms are particularly encouraged.

Only complete papers with original and previously unpublished material are permitted. Submissions must be no longer than 8 pages, double column, 10-point font. Accepted papers are distributed only to IWLS participants. The workshop format includes paper presentations, posters, invited talks, social lunch and dinner gatherings, and recreational activities. Submissions are made electronically through EasyChair. Please see the workshop website for instructions: <http://www.iwls.org>.

Sponsored by:

You must register the paper by submitting an abstract before the deadline below.

Paper abstract submission	March 14, 2015
Full paper submission	March 20, 2015 - 11.59pm Anywhere on Earth
Notification of acceptance	April 17, 2015
Final version due	May 8, 2015

The submission deadline is final and there will be no extensions.

Technical Program Committee

V. Bertacco, University of Michigan, US	H. Parandeh Afshar, Qualcomm, US
P. Brisk, University of California Riverside, US	A. Pellegrini, University of Michigan, US
K.-H. Chang, Avery Design Systems, US	M. Purnaprajna, Indian Institute of Science, India
E. Dubrova, KTH, Sweden	W. Qian, U. of Michigan-Shanghai Jiao-Tong, PRC
S. A. Edwards, Columbia University, US	S. Ray, Princeton University, US
N. Jayakumar, Juniper Networks, US	K. Rupnow, NTU and ADSC, Singapore
H.-R. Jiang, National Chiao Tung University, ROC	T. Shiple, Synopsys, US
J.-H. Jiang, National Taiwan University, ROC	C. Stangier, Synopsys, Germany
T. Kam, Intel, US	D. Stroobandt, Ghent University, Belgium
V. Kravets, IBM T. J. Watson, US	C. Sze, IBM Research, US
S. Krishnaswamy, Columbia University, US	T. Villa, Universita di Verona, Italy
A. Mishchenko, U. of California Berkeley, US	I. Wagner, Intel, US
N. Miskov-Zivanov, CMU, US	T. Welp, University of California Berkeley, US
S. Nowick, Columbia University, US	C.-Y. Wang, National Tsing Hua University, ROC

